




160,98

155,99

141,11

100,00

Serial #
Serial #

UltraZohm_DigitalVoltage
Revision: 3v00
Designer: T. Wendt
03/2021

FPGA and CPLD
must be configured
accordingly!

Input
Output

ENABLE
PS_GPIO1
HARD

DIG_IO_3V3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

DIG_IO_P

IO_P

IO_N1

X2

X3

Termination N (7)

Jumper to GND (9)

MODE
TTL
CMOS

U2A
U2A

U2B
U2B

U2C
U2C

U2D
U2D

U2E
U2E

U5
15V PS (9)

C18
C18
0.1 µF

C19
C19
0.1 µF

C21
C21
0.1 µF

C20
C20
0.1 µF

C17
C17
47 µF

C22
C22
47 µF

Jumpers (2)

Snubber (1)

LS 3V3 to 5V (1)

LS 5V to 15V (5)

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

VIN

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17